

課題番号 : F-14-IT-0048  
 利用形態 : 共同研究  
 利用課題名(日本語) :  
 Program Title (English) : Optimization of Gate Recess-etch Current for Device Performance  
 利用者名(日本語) : 張翼  
 Username (English) : Edward Yi Chang  
 所属名(日本語) : 国立交通大学 材料工学科, 台湾  
 Affiliation (English) : Department of Materials Science and Engineering,  
 National Chiao Tung University, Taiwan

1. 概要(Summary)

MHEMTs with 90-nm gates on In<sub>0.53</sub>Ga<sub>0.47</sub>As channel were fabricated. This research concentrated on gate recess-etch optimization. Because the wafers have no built-in etching stop, finding the accurate relationship of Id<sub>ss</sub> and gm vs. I<sub>sat</sub> is necessary.

2. 実験(Experimental)

The two-fingered 0.09x20um<sup>2</sup> devices with InGaAs channel and L<sub>SD</sub> of 3 um were fabricated following typical HEMT processes, and fine gates exposures were obtained by e-beam lithography (JBX-6300 at Tokyo Tech). The gate recess etching process was then performed to stop at different current levels.

3. 結果と考察(Results and Discussion)

Fig.1 shows the Id<sub>ss</sub> and gm vs. I<sub>sat</sub> results. We can find out that I<sub>sat</sub> = 25mA (V=1) gives the highest gm of 598.1 mS/mm. However, decreasing Id<sub>ss</sub> with increasing I<sub>sat</sub> to 25mA is quite unreasonable. This indicates that more experiment is needed for further verification.




Fig. 1 Id<sub>ss</sub> and gm vs I<sub>sat</sub>

The device can perform at I<sub>dss</sub> = 105.9 mA/mm and peak gm = 598.1 mS/mm at V<sub>DS</sub> = 0.5 V.




Fig. 2 Output characteristics




Fig. 3 Transfer characteristics

4. その他・特記事項(Others)

共同研究者等 (Coauthor) :

- Y. Miyamoto, Tokyo Tech
- Meng-Wei Lin, NCTU
- Hong-Yi Chen, NCTU

5. 論文・学会発表(Publication/Presentation)

None

6. 関連特許(Patent)

None